Variable tapered pareto buffer design and implementation allowing run-time configuration for low power embedded SRAMs

Publication:

2005

Journal article

Author(s)

;

;

;

;

IEEE Trans. VLSI Systems

1911 since deposited on 2021-10-16

3last month

1last week

Acq. date: 2026-08-08