Variable tapered pareto buffer design and implementation allowing run-time configuration for low power embedded SRAMs

Publication:

2005-10

Journal article

Author(s)

;

;

;

;

IEEE Trans. VLSI Systems

1908 since deposited on 2021-10-16

Acq. date: 2026-01-26