Skip to content
Institutional repository
Communities & Collections
Browse
Site
Log In
Variable tapered pareto buffer design and implementation allowing run-time configuration for low power embedded SRAMs
Statistics
Statistics by Category
Download view's map
PNG
JPEG/JPG
Reports
Most viewed
Most viewed per month
Top city views
File Visits
Export Excel
Export CSV
Item
Views
Variable tapered pareto buffer design and implementation allowing run-time configuration for low power embedded SRAMs
1348