Publication:

Gate double patterning strategies for 10nm node FinFET devices

Date

2014
Meeting abstract
Simple item page Full metadata Statistics
 
dc.contributor.authorHody, Hubert
dc.contributor.authorParaschiv, Vasile
dc.contributor.authorHellin, David
dc.contributor.authorVandeweyer, Tom
dc.contributor.authorBoccardi, Guillaume
dc.contributor.authorXu, Kaidong
dc.contributor.imecauthorHody, Hubert
dc.contributor.imecauthorParaschiv, Vasile
dc.contributor.imecauthorHellin, David
dc.contributor.imecauthorVandeweyer, Tom
dc.contributor.imecauthorBoccardi, Guillaume
dc.contributor.orcidimecBoccardi, Guillaume::0000-0003-3226-4572
dc.date.accessioned2021-10-22T02:00:42Z
dc.date.available2021-10-22T02:00:42Z
dc.date.embargo9999-12-31
dc.date.issued2014
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/23943
dc.identifier.urlhttp://proceedings.spiedigitallibrary.org/proceeding.aspx?articleid=1855822
dc.source.beginpage905407
dc.source.conferenceAdvanced Etch Technology for Nanopatterning III
dc.source.conferencedate23/02/2014
dc.source.conferencelocationSan Jose, CA USA
dc.title

Gate double patterning strategies for 10nm node FinFET devices

dc.typeMeeting abstract
dspace.entity.typePublication
Files

Original bundle

Name:
27776.pdf
Size:
580.77 KB
Format:
Adobe Portable Document Format
Download
Publication available in collections:
Conference contributions