Gate-source-drain architecture impact on DC and performance of sub-100-nm elevated source/drain NMOS transistors