Skip to content
Institutional repository
Communities & Collections
Browse
Site
Log In
imec Publications
Conference contributions
A 6.2mW 7b 3.5GS/s time interleaved 2-stage pipelined ADC in 40nm CMOS
Publication:
A 6.2mW 7b 3.5GS/s time interleaved 2-stage pipelined ADC in 40nm CMOS
Date
2014
Proceedings Paper
Simple item page
Full metadata
Statistics
Loading...
Loading...
Files
30136.pdf
367.78 KB
Basic data
APA
Chicago
Harvard
IEEE
Basic data
APA
Chicago
Harvard
IEEE
Author(s)
Spagnolo, Annachiara
;
Verbruggen, Bob
;
D'amico, Stefano
;
Wambacq, Piet
Journal
Abstract
Description
Metrics
Views
2000
since deposited on 2021-10-22
Acq. date: 2025-10-23
Citations
Metrics
Views
2000
since deposited on 2021-10-22
Acq. date: 2025-10-23
Citations