Publication:

A 6.2mW 7b 3.5GS/s time interleaved 2-stage pipelined ADC in 40nm CMOS

Date

Loading...
Thumbnail Image

Abstract

Description

Statistics

Views

2004 since deposited on 2021-10-22
Acq. date: 2026-01-26

Citations

Statistics

Views

2004 since deposited on 2021-10-22
Acq. date: 2026-01-26

Citations