Publication:

A 6.2mW 7b 3.5GS/s time interleaved 2-stage pipelined ADC in 40nm CMOS

Date

2014
Proceedings Paper
Simple item page Full metadata Statistics
 
dc.contributor.authorSpagnolo, Annachiara
dc.contributor.authorVerbruggen, Bob
dc.contributor.authorD'amico, Stefano
dc.contributor.authorWambacq, Piet
dc.contributor.imecauthorSpagnolo, Annachiara
dc.contributor.imecauthorWambacq, Piet
dc.contributor.orcidimecWambacq, Piet::0000-0003-4388-7257
dc.date.accessioned2021-10-22T06:04:28Z
dc.date.available2021-10-22T06:04:28Z
dc.date.embargo9999-12-31
dc.date.issued2014
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/24554
dc.identifier.urlhttp://ieeexplore.ieee.org/xpl/articleDeails.jsp?arnumber=6942025
dc.source.beginpage75
dc.source.conference40th European Solid-State Circuits Conference - ESSCIRC
dc.source.conferencedate22/09/2014
dc.source.conferencelocationVenice Italy
dc.source.endpage78
dc.title

A 6.2mW 7b 3.5GS/s time interleaved 2-stage pipelined ADC in 40nm CMOS

dc.typeProceedings paper
dspace.entity.typePublication
Files

Original bundle

Name:
30136.pdf
Size:
367.78 KB
Format:
Adobe Portable Document Format
Download
Publication available in collections:
Conference contributions