Scaling induced drain current degradation for low voltage operation of CMOS technology below 100 nm: impact of non-scalable parameters