Thermal and SF6-plasma treatments for improved (sub-)1nm EOT planar and FinFET-based RMG high-k last devices and enabling a simplified scalable CMOS integration scheme