Statistical timing analysis considering device and interconnect variability for BEOL requirements in the 5-nm node and beyond

Publication:

2017

Journal article

Author(s)

;

;

;

;

;

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

1959 since deposited on 2021-10-24

Acq. date: 2026-07-18