Skip to content
Institutional repository
Communities & Collections
Browse all items
Scientific publications
Open knowledge
Log In
imec Publications
Articles
Analog Figures of Merit of Vertically Stacked Silicon Nanosheets nMOSFETs With Two Different Metal Gates for the Sub-7 nm Technology Node Operating at High Temperatures
Publication:
Analog Figures of Merit of Vertically Stacked Silicon Nanosheets nMOSFETs With Two Different Metal Gates for the Sub-7 nm Technology Node Operating at High Temperatures
Copy permalink
Date
2021
Journal article
https://doi.org/10.1109/TED.2021.3077349
Simple item page
Full metadata
Statistics
Loading...
Loading...
Basic data
APA
Chicago
Harvard
IEEE
Basic data
APA
Chicago
Harvard
IEEE
Author(s)
Silva, Vanessa C. P.
;
Perina, Welder F.
;
Martino, Joao A.
;
Simoen, Eddy
;
Veloso, Anabela
;
Agopian, Paula G. D.
Journal
IEEE TRANSACTIONS ON ELECTRON DEVICES
Abstract
Description
Metrics
Views
1947
since deposited on 2022-03-07
Acq. date: 2025-12-15
Citations
Metrics
Views
1947
since deposited on 2022-03-07
Acq. date: 2025-12-15
Citations