Publication:

Influence of extreme thinning on 130nm CMOS devices for 3D integration

Date

 
dc.contributor.authorDe Munck, Koen
dc.contributor.authorChiarella, Thomas
dc.contributor.authorDe Moor, Piet
dc.contributor.authorSwinnen, Bart
dc.contributor.authorVan Hoof, Chris
dc.contributor.imecauthorDe Munck, Koen
dc.contributor.imecauthorChiarella, Thomas
dc.contributor.imecauthorDe Moor, Piet
dc.contributor.imecauthorSwinnen, Bart
dc.contributor.imecauthorVan Hoof, Chris
dc.contributor.orcidimecChiarella, Thomas::0000-0002-6155-9030
dc.date.accessioned2021-10-17T06:46:20Z
dc.date.available2021-10-17T06:46:20Z
dc.date.embargo9999-12-31
dc.date.issued2008
dc.identifier.issn0741-3106
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/13615
dc.source.beginpage322
dc.source.endpage324
dc.source.issue4
dc.source.journalIEEE Electron Device Letters
dc.source.volume29
dc.title

Influence of extreme thinning on 130nm CMOS devices for 3D integration

dc.typeJournal article
dspace.entity.typePublication
Files

Original bundle

Name:
14900.pdf
Size:
449.85 KB
Format:
Adobe Portable Document Format
Publication available in collections: