Impact of elevated source drain architecture on ESD protection devices for a 90 nm CMOS technology node