Publication:

A 950 MHz Clock 47.5 MHz BW 4.7 mW 67 dB SNDR Discrete Time Delta Sigma ADC Leveraging Ring Amplification and Split-Source Comparator Based Quantizer in 28 nm CMOS

Date

Loading...
Thumbnail Image

Abstract

Description

Metrics

Downloads

601 since deposited on 2023-06-15
98last month
24last week
Acq. date: 2025-12-15

Views

1276 since deposited on 2023-06-15
Acq. date: 2025-12-15

Citations

Metrics

Downloads

601 since deposited on 2023-06-15
98last month
24last week
Acq. date: 2025-12-15

Views

1276 since deposited on 2023-06-15
Acq. date: 2025-12-15

Citations