Publication:

Uncertainty-aware robust optimization of test-access architectures for 3D stacked ICs

Date

2013-09
Proceedings Paper
Simple item page Full metadata Statistics
 
dc.contributor.authorDeutsch, Sergej
dc.contributor.authorChakrabarty, Krishnendu
dc.contributor.authorMarinissen, Erik Jan
dc.contributor.imecauthorMarinissen, Erik Jan
dc.contributor.orcidimecMarinissen, Erik Jan::0000-0002-5058-8303
dc.date.accessioned2021-10-21T07:18:21Z
dc.date.available2021-10-21T07:18:21Z
dc.date.issued2013-09
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/22259
dc.source.beginpage7.1
dc.source.conferenceIEEE International Test Conference - ITC
dc.source.conferencedate10/09/2013
dc.source.conferencelocationAnaheim, CA USA
dc.title

Uncertainty-aware robust optimization of test-access architectures for 3D stacked ICs

dc.typeProceedings paper
dspace.entity.typePublication
Files
Publication available in collections:
Conference contributions