Publication:

Bilayer graphene tunneling-FET for sub-0.2 V digital CMOS logic applications

Date

Loading...
Thumbnail Image

Abstract

Description

Statistics

Views

2005 since deposited on 2021-10-22
2last month
2last week
Acq. date: 2026-08-06

Citations

Statistics

Views

2005 since deposited on 2021-10-22
2last month
2last week
Acq. date: 2026-08-06

Citations