Publication:
Optimization of wafer-level low-impedance contact CDM testers
Date
| cris.virtual.department | #PLACEHOLDER_PARENT_METADATA_VALUE# | |
| cris.virtual.department | #PLACEHOLDER_PARENT_METADATA_VALUE# | |
| cris.virtual.department | #PLACEHOLDER_PARENT_METADATA_VALUE# | |
| cris.virtual.orcid | 0000-0002-3623-1842 | |
| cris.virtual.orcid | 0000-0002-8390-6785 | |
| cris.virtual.orcid | 0000-0002-6481-2951 | |
| cris.virtualsource.department | 894d712a-328b-43e9-8331-871ceac6a4e6 | |
| cris.virtualsource.department | a9297c9a-1d0e-40a3-a8a8-5edf6176ec9a | |
| cris.virtualsource.department | e0386a23-f2bf-4f53-a36f-c1380bca0db7 | |
| cris.virtualsource.orcid | 894d712a-328b-43e9-8331-871ceac6a4e6 | |
| cris.virtualsource.orcid | a9297c9a-1d0e-40a3-a8a8-5edf6176ec9a | |
| cris.virtualsource.orcid | e0386a23-f2bf-4f53-a36f-c1380bca0db7 | |
| dc.contributor.author | Simicic, Marko | |
| dc.contributor.author | Wu, Wei-Min | |
| dc.contributor.author | Jack, Nathan | |
| dc.contributor.author | Tamura, Shinichi | |
| dc.contributor.author | Shimada, Yohei | |
| dc.contributor.author | Sawada, Masanori | |
| dc.contributor.author | Chen, Shih-Hung | |
| dc.contributor.imecauthor | Simicic, Marko | |
| dc.contributor.imecauthor | Wu, Wei-Min | |
| dc.contributor.imecauthor | Chen, Shih-Hung | |
| dc.contributor.orcidimec | Simicic, Marko::0000-0002-3623-1842 | |
| dc.date.accessioned | 2021-10-29T04:08:19Z | |
| dc.date.available | 2021-10-29T04:08:19Z | |
| dc.date.issued | 2020 | |
| dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/35946 | |
| dc.identifier.url | https://ieeexplore.ieee.org/document/9241215 | |
| dc.source.conference | EOS/ESD Symposium | |
| dc.source.conferencedate | 13/09/2020 | |
| dc.source.conferencelocation | Reno, NV USA | |
| dc.title | Optimization of wafer-level low-impedance contact CDM testers | |
| dc.type | Proceedings paper | |
| dspace.entity.type | Publication | |
| Files | Original bundle
| |
| Publication available in collections: |