Publication:

0.13µm CMOS technology with optimized poly-Si / NO-oxide gate stack

Date

 
dc.contributor.authorKubicek, Stefan
dc.contributor.authorJansen, Philippe
dc.contributor.authorBadenes, Gonçal
dc.contributor.authorSchaekers, Marc
dc.contributor.authorKol'dyaev, Victor
dc.contributor.authorDeferm, Ludo
dc.contributor.authorDe Meyer, Kristin
dc.contributor.authorKerr, Daniel
dc.contributor.authorNaem, Abdalla
dc.contributor.imecauthorKubicek, Stefan
dc.contributor.imecauthorSchaekers, Marc
dc.contributor.imecauthorDeferm, Ludo
dc.contributor.imecauthorDe Meyer, Kristin
dc.contributor.orcidimecSchaekers, Marc::0000-0002-1496-7816
dc.date.accessioned2021-10-06T11:34:22Z
dc.date.available2021-10-06T11:34:22Z
dc.date.embargo9999-12-31
dc.date.issued1999
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/3576
dc.source.beginpage193
dc.source.conferenceULSI Process Integration. Proceedings of the First International Symposium
dc.source.conferencedate17/10/1999
dc.source.conferencelocationHonolulu, HI USA
dc.source.endpage202
dc.title

0.13µm CMOS technology with optimized poly-Si / NO-oxide gate stack

dc.typeProceedings paper
dspace.entity.typePublication
Files

Original bundle

Name:
3540.pdf
Size:
1.83 MB
Format:
Adobe Portable Document Format
Publication available in collections: