Publication:
Vertical III-V gate-all-around nanowire MOSFETs: Process integration and contact resistance study
Date
| dc.contributor.author | Ramesh, Siva | |
| dc.contributor.imecauthor | Ramesh, Siva | |
| dc.contributor.orcidimec | Ramesh, Siva::0000-0002-8473-7258 | |
| dc.contributor.thesisadvisor | De Meyer, K. | |
| dc.contributor.thesisadvisor | Collaert, Nadine | |
| dc.date.accessioned | 2021-10-29T02:43:53Z | |
| dc.date.available | 2021-10-29T02:43:53Z | |
| dc.date.embargo | 9999-12-31 | |
| dc.date.issued | 2020-04 | |
| dc.identifier.uri | https://imec-publications.be/handle/20.500.12860/35800 | |
| dc.title | Vertical III-V gate-all-around nanowire MOSFETs: Process integration and contact resistance study | |
| dc.type | PHD thesis | |
| dspace.entity.type | Publication | |
| Files | Original bundle
| |
| Publication available in collections: |