Publication:

Relation between trap creation and breakdown during tunnelling current stressing of sub 3nm gate oxide

Date

1997
Journal article
Simple item page Full metadata Statistics
 
dc.contributor.authorDepas, Michel
dc.contributor.authorHeyns, Marc
dc.contributor.imecauthorHeyns, Marc
dc.date.accessioned2021-09-30T08:11:43Z
dc.date.available2021-09-30T08:11:43Z
dc.date.embargo9999-12-31
dc.date.issued1997
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/1852
dc.source.beginpage21
dc.source.endpage24
dc.source.journalMicroelectronic Engineering
dc.source.volume36
dc.title

Relation between trap creation and breakdown during tunnelling current stressing of sub 3nm gate oxide

dc.typeJournal article
dspace.entity.typePublication
Files

Original bundle

Name:
1824.pdf
Size:
168.11 KB
Format:
Adobe Portable Document Format
Download
Publication available in collections:
Articles