Publication:

Feasibility of 250 nm gate patterning using i-line with OPC

Date

1998
Journal article
Simple item page Full metadata Statistics
 
dc.contributor.authorVan Driessche, Veerle
dc.contributor.authorFinders, Jo
dc.contributor.authorTritchkov, Alexander
dc.contributor.authorRonse, Kurt
dc.contributor.authorVan den hove, Luc
dc.contributor.authorTzviatkov, Plamen
dc.contributor.imecauthorVan Driessche, Veerle
dc.contributor.imecauthorRonse, Kurt
dc.contributor.imecauthorVan den hove, Luc
dc.date.accessioned2021-10-01T09:16:05Z
dc.date.available2021-10-01T09:16:05Z
dc.date.embargo9999-12-31
dc.date.issued1998
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/3039
dc.source.beginpage111
dc.source.endpage116
dc.source.journalMicroelectronic Engineering
dc.source.volume41/42
dc.title

Feasibility of 250 nm gate patterning using i-line with OPC

dc.typeJournal article
dspace.entity.typePublication
Files

Original bundle

Name:
2345.pdf
Size:
338.36 KB
Format:
Adobe Portable Document Format
Download
Publication available in collections:
Articles