A global bus power optimization methodology for physical design of memory dominated systems by coupling bus segmentation and activity driven block placement