Publication:

In-line electrical metrology for high-k gate dielectrics deposited by atomic layer chemical vapour deposition

Date

 
dc.contributor.authorDe Witte, Hilde
dc.contributor.authorMaes, Jan
dc.contributor.authorPassefort, S.
dc.contributor.authorBesling, W.
dc.contributor.authorEason, K.
dc.contributor.authorYoung, E.
dc.contributor.authorRittersma, Chris
dc.contributor.authorHeyns, Marc
dc.contributor.imecauthorMaes, Jan
dc.contributor.imecauthorHeyns, Marc
dc.date.accessioned2021-10-14T21:25:31Z
dc.date.available2021-10-14T21:25:31Z
dc.date.embargo9999-12-31
dc.date.issued2002-09
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/6227
dc.source.beginpage111
dc.source.endpage115
dc.source.issue17
dc.source.journalSemiconductor Fabtech
dc.title

In-line electrical metrology for high-k gate dielectrics deposited by atomic layer chemical vapour deposition

dc.typeJournal article
dspace.entity.typePublication
Files

Original bundle

Name:
6727.pdf
Size:
7.74 MB
Format:
Adobe Portable Document Format
Publication available in collections: