Design-driven optimisation of a 90 nm RF CMOS process by use of elevated source/drain