Publication:

Investigation of high-k-metal gate integration for sub 45 nm planar bulk CMOS technologies

Date

 
dc.contributor.authorSinganamalla, Raghunath
dc.contributor.thesisadvisorDe Meyer, Kristin
dc.date.accessioned2021-10-17T10:49:58Z
dc.date.available2021-10-17T10:49:58Z
dc.date.embargo9999-12-31
dc.date.issued2008-12
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/14483
dc.title

Investigation of high-k-metal gate integration for sub 45 nm planar bulk CMOS technologies

dc.typePHD thesis
dspace.entity.typePublication
Files

Original bundle

Name:
20152.pdf
Size:
23.38 MB
Format:
Adobe Portable Document Format
Publication available in collections: