Repository logo Institutional repository
  • Communities & Collections
  • Browse
  • Site
Search repository
High contrast
  1. Home
  2. imec Publications
  3. Conference contributions
  4. Vertically stacked gate-all-around Si nanowire transistors: key process optimizations and ring oscillator demonstration
 
Publication:

Vertically stacked gate-all-around Si nanowire transistors: key process optimizations and ring oscillator demonstration

Date

2017
Proceedings Paper
Simple item page Full metadata Statistics
Loading...
Thumbnail Image

Author(s)

Mertens, Hans  
;
Ritzenthaler, Romain  
;
Pena, Vanessa  
;
Santoro, Gaetano  
;
Kenis, Karine  
;
Schulze, Andreas
;
Dentoni Litta, Eugenio  
;
Chew, Soon Aik
;
Devriendt, Katia  
;
Chiarella, Thomas  
;
Demuynck, Steven  
;
Yakimets, Dmitry  
;
Jang, Doyoung  
;
Spessot, Alessio  
;
Eneman, Geert  
;
Dangol, Anish  
;
Lagrain, Pieter  
;
Bender, Hugo  
;
Sun, Shiyu
;
Korolik, Michael
;
Kioussis, D.
;
Kim, Myungsun
;
Bu, Kyung-Ho
;
Chen, Shih Chung
;
Cogorno, Matt
;
Devrajan, J.
;
Machillot, Jerome  
;
Yoshida, Naomi
;
Kim, Namsung
;
Barla, Kathy  
;
Mocuta, Dan
;
Horiguchi, Naoto  

Journal

Abstract

Description

Metrics

Views

2027 since deposited on 2021-10-24
Acq. date: 2025-10-23

Citations

Metrics

Views

2027 since deposited on 2021-10-24
Acq. date: 2025-10-23

Citations

Follow imec on

VimeoLinkedInFacebook

The repository

  • Contact us
  • Policy
  • About imec
Privacy statement | Cookie settings