Skip to content
Institutional repository
Communities & Collections
Browse
Site
Log In
imec Publications
Conference contributions
12-EUV layer Surrounding Gate Transistor (SGT) for vertical 6-T SRAM: 5-nm-class technology for ultra-density logic devices
Publication:
12-EUV layer Surrounding Gate Transistor (SGT) for vertical 6-T SRAM: 5-nm-class technology for ultra-density logic devices
Date
2019
Proceedings Paper
Simple item page
Full metadata
Statistics
Loading...
Loading...
Files
45452.pdf
952.25 KB
Basic data
APA
Chicago
Harvard
IEEE
Basic data
APA
Chicago
Harvard
IEEE
Author(s)
Kim, Min-Soo
;
Harada, N.
;
Kikuchi, Yoshiaki
;
Boemmels, Juergen
;
Mitard, Jerome
;
Huynh Bao, Trong
;
Matagne, Philippe
;
Tao, Zheng
;
Li, Waikin
;
Devriendt, Katia
;
Ragnarsson, Lars-Ake
;
Lorant, Christophe
;
Sebaai, Farid
;
Porret, Clément
;
Rosseel, Erik
;
Dangol, Anish
;
Batuk, Dmitry
;
Martinez Alanis, Gerardo Tadeo
;
Geypen, Jef
;
Jourdan, Nicolas
;
Sepulveda Marquez, Alfonso
;
Puliyalil, Harinarayanan
;
Jamieson, Geraldine
;
van der Veen, Marleen
;
Teugels, Lieve
;
El-Mekki, Zaid
;
Altamirano Sanchez, Efrain
;
Li, Y.
;
Nakamura, H.
;
Mocuta, Dan
;
Matsuoka, F.
Journal
Abstract
Description
Metrics
Downloads
1
since deposited on 2021-10-27
Acq. date: 2025-10-23
Views
2088
since deposited on 2021-10-27
Acq. date: 2025-10-23
Citations
Metrics
Downloads
1
since deposited on 2021-10-27
Acq. date: 2025-10-23
Views
2088
since deposited on 2021-10-27
Acq. date: 2025-10-23
Citations