Publication:

High-Temperature PBTI in Trench-Gate Vertical GaN Power MOSFETs: Role of Border and Semiconductor Traps

 
dc.contributor.authorFavero, D.
dc.contributor.authorCavaliere, A.
dc.contributor.authorDe Santi, C.
dc.contributor.authorBorga, Matteo
dc.contributor.authorFilho Goncalez, Walter
dc.contributor.authorGeens, Karen
dc.contributor.authorBakeroot, Benoit
dc.contributor.authorDecoutere, Stefaan
dc.contributor.authorMeneghesso, G.
dc.contributor.authorZanoni, E.
dc.contributor.authorMeneghini, M.
dc.contributor.imecauthorBorga, Matteo
dc.contributor.imecauthorFilho Goncalez, Walter
dc.contributor.imecauthorGeens, Karen
dc.contributor.imecauthorBakeroot, Benoit
dc.contributor.imecauthorDecoutere, Stefaan
dc.contributor.orcidimecBorga, Matteo::0000-0003-3087-6612
dc.contributor.orcidimecGeens, Karen::0000-0003-1815-3972
dc.contributor.orcidimecBakeroot, Benoit::0000-0003-4392-1777
dc.contributor.orcidimecDecoutere, Stefaan::0000-0001-6632-6239
dc.date.accessioned2024-05-23T10:19:22Z
dc.date.available2023-07-15T17:05:47Z
dc.date.available2024-05-23T10:19:22Z
dc.date.issued2023
dc.description.wosFundingTextThis work was carried out within the UltimateGaN project, that has received funding from the ECSEL Joint Undertaking (JU) under grant agreement No 826392. The JU receives support from the European Union's Horizon 2020 research and innovation programme and Austria, Belgium, Germany, Italy, Slovakia, Spain, Sweden, Norway, Switzerland. The UltimateGaN project is co-funded by the Ministry of Education, Universities and Research in Italy.
dc.identifier.doi10.1109/IRPS48203.2023.10117667
dc.identifier.eisbn978-1-6654-5672-2
dc.identifier.issn1541-7026
dc.identifier.urihttps://imec-publications.be/handle/20.500.12860/42162
dc.publisherIEEE
dc.source.conference61st IEEE International Reliability Physics Symposium (IRPS)
dc.source.conferencedateMAR 26-30, 2023
dc.source.conferencelocationMonterey
dc.source.journalN/A
dc.source.numberofpages4
dc.title

High-Temperature PBTI in Trench-Gate Vertical GaN Power MOSFETs: Role of Border and Semiconductor Traps

dc.typeProceedings paper
dspace.entity.typePublication
Files
Publication available in collections: