Publication:

Manufacturable processes for =32-nm-node CMOS enhancement by synchronous optimization of strain-engineered channel and external parasitic resistances

Date

Loading...
Thumbnail Image

Abstract

Description

Metrics

Views

1999 since deposited on 2021-10-17
431item.page.metrics.field.last-week
Acq. date: 2025-10-25

Citations

Metrics

Views

1999 since deposited on 2021-10-17
431item.page.metrics.field.last-week
Acq. date: 2025-10-25

Citations