Relation between trap creation and breakdown during tunnelling current stressing of sub 3nm gate oxide

Publication:

1997

Journal article

Author(s)

;

Microelectronic Engineering

1848 since deposited on 2021-09-30

1last month

1last week

Acq. date: 2026-05-16