A multilevel sub-modeling approach to evaluate 3D IC packaging induced stress on hybrid interconnect structures

Publication:

2014

Journal article

Author(s)

;

;

Microelectronic Engineering

1874 since deposited on 2021-10-22

Acq. date: 2026-02-28