Skip to content
Institutional repository
Communities & Collections
Browse all items
Scientific publications
Open knowledge
Log In
imec Publications
Conference contributions
Buried Power Rail Integration for CMOS Scaling beyond the 3 nm Node
Publication:
Buried Power Rail Integration for CMOS Scaling beyond the 3 nm Node
Copy permalink
Date
2022
Proceedings Paper
https://doi.org/10.1117/12.2615641
Simple item page
Full metadata
Statistics
Loading...
Loading...
Basic data
APA
Chicago
Harvard
IEEE
Basic data
APA
Chicago
Harvard
IEEE
Author(s)
Gupta, Anshul
;
Tao, Zheng
;
Radisic, Dunja
;
Mertens, Hans
;
Varela Pedreira, Olalla
;
Demuynck, Steven
;
Boemmels, Juergen
;
Devriendt, Katia
;
Heylen, Nancy
;
Wang, Shouhua
;
Kenis, Karine
;
Teugels, Lieve
;
Sebaai, Farid
;
Lorant, Christophe
;
Jourdan, Nicolas
;
Chan, BT
;
Subramanian, Sujith
;
Schleicher, Filip
;
Peter, Antony
;
Rassoul, Nouredine
;
Siew, Yong Kong
;
Briggs, Basoene
;
Zhou, Daisy
;
Rosseel, Erik
;
Capogreco, Elena
;
Mannaert, Geert
;
Sepulveda Marquez, Alfonso
;
Dupuy, Emmanuel
;
Vandersmissen, Kevin
;
Chehab, Bilal
;
Murdoch, Gayle
;
Altamirano Sanchez, Efrain
;
Biesemans, Serge
;
Tokei, Zsolt
;
Dentoni Litta, Eugenio
;
Horiguchi, Naoto
Journal
Proceedings of SPIE
Abstract
Description
Metrics
Views
1339
since deposited on 2022-09-08
1
last month
1
last week
Acq. date: 2025-12-11
Citations
Metrics
Views
1339
since deposited on 2022-09-08
1
last month
1
last week
Acq. date: 2025-12-11
Citations