Design Considerations of High-speed Analog De-multiplexer

Abstract

To overcome the bandwidth and sampling rate limitations of the CMOS ADCs, a high-speed analog de-multiplexer (ADEMUX) offers scalability for the future heterogeneous ADC and the wireline receivers. We discuss the design considerations of high-speed ADEMUX, including architecture comparison, and circuit design.