CMOS scaling beyond the 90 nm CMOS technology node: shallow junction and integration challenges