Skip to content
Institutional repository
Communities & Collections
Browse all items
Scientific publications
Open knowledge
Log In
Toward the 5nm technology: layout optimization and performance benchmark for logic/SRAMs using lateral and vertical GAA FETs
Statistics
Statistics by Category
Download view's map
PNG
JPEG/JPG
Reports
Most viewed
Most viewed per month
Top city views
File Visits
Export Excel
Export CSV
Item
Views
Toward the 5nm technology: layout optimization and performance benchmark for logic/SRAMs using lateral and vertical GAA FETs
1954