Skip to content
Institutional repository
Communities & Collections
Browse
Site
Log In
An analytical model of MOS admittance for border trap density extraction in high-k dielectrics of III-V MOS devices
Statistics
Statistics by Category
Download view's map
PNG
JPEG/JPG
Reports
Most viewed
Most viewed per month
Top city views
File Visits
Export Excel
Export CSV
Item
Views
An analytical model of MOS admittance for border trap density extraction in high-k dielectrics of III-V MOS devices
1341