Repository logo Institutional repository
  • Communities & Collections
  • Browse
  • Site
Search repository
High contrast
  1. Home
  2. Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients
  3. Statistics

Statistics by Category

Reports

  • Most viewed
  • Most viewed per month
  • Top city views
  • File Visits
Item Views
Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients 1363

Follow imec on

VimeoLinkedInFacebook

The repository

  • Contact us
  • Policy
  • About imec
Privacy statement | Cookie settings