Skip to content
Institutional repository
Communities & Collections
Browse
Site
Log In
Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients
Statistics
Statistics by Category
Download view's map
PNG
JPEG/JPG
Reports
Most viewed
Most viewed per month
Top city views
File Visits
Export Excel
Export CSV
Item
Views
Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients
1363