An analytical model of MOS admittance for border trap density extraction in high-k dielectrics of III-V MOS devices

Publication:

2016

Journal article

Author(s)

;

;

;

;

;

;

IEEE Transactions on Electron Devices

1921 since deposited on 2021-10-23

1last week

Acq. date: 2026-07-28