Toggle navigation
My submissions
Login
Toggle navigation
View item
imec Publications Repository
imec Publications
Articles
View item
imec Publications Repository
imec Publications
Articles
View item
JavaScript is disabled for your browser. Some features of this site may not work without it.
NPN SiGe Hetero Junction Transistor Latch-Up Memory Selector
View/
open
Accepted version (448.1Kb)
Metadata
Show full item record
Authors
Hiblot, Gaspard
;
Ravsher, Taras
;
Loo, Roger
;
Yengula Venkata Ramana, Bhuvaneshwari
;
Canvel, Yann
;
Franchina Vergel, Nathali
;
Fantini, Andrea
;
Houshmand Sharifi, Shamin
;
Bazzazian, Nina
;
Ayyad, Mustafa
;
Merkulov, Alex
;
Kar, Gouri Sankar
;
Couet, Sebastien
DOI
10.1109/LED.2023.3242302
ISSN
0741-3106
Issue
4
Journal
IEEE ELECTRON DEVICE LETTERS
Volume
44
Research discipline
Electrical & electronic engineering
Title
NPN SiGe Hetero Junction Transistor Latch-Up Memory Selector
Publication type
Journal article
Embargo date
2023-02-03
Collections
Articles
Version history
Version
Item
Date
Summary
4
20.500.12860/41487.4
*
2024-02-27T08:49:22Z
validation by library/open access desk
2
20.500.12860/41487.2
2023-05-03T05:59:47Z
validation by imec author
1
20.500.12860/41487
2023-04-27T04:05:29Z
*Selected version
Search imec Publications Repository
This collection
Browse
All of imec Publications Repository
Collections
Publication date
Authors
Titles
Subjects
imec author
Availability
Publication type
This collection
Publication date
Authors
Titles
Subjects
imec author
Availability
Publication type
My account
login