Browsing by Author "Dachs, Charles"
- Results Per Page
- Sort Options
Publication 45nm nMOSFET with metal gate on thin SiON driving 1150μA/μm and off-state of 10nA/μm
;Henson, Kirklen ;Lander, Rob; ;Dachs, Charles; ;Deweerd, WimProceedings paper2004, Technical Digest International Electron Devices Meeting - IEDM, 13/12/2004, p.851-854Publication A manufacturable 25nm planar MOSFET technology
;Ponomarev, Youri ;Loo, Josine ;Dachs, Charles ;Cubaynes, Florence ;Verheijen, M. A.Kaiser, M.Proceedings paper2001, Symposium on VLSI Technology Digest of Technical Papers;, p.33-34Publication A practical baseline process for advanced CMOS devices research
Proceedings paper2003, Proceedings 33rd European Solid-State Device Research Conference - ESSDERC, 16/09/2003, p.27-30Publication CMOS device optimisation for mixed-signal technologies
;Stolk, Peter ;Tuinhout, Hans ;Duffy, Ray ;Augendre, Emmanuel ;Bellefroid, L. P.Bolt, M. J. B.Proceedings paper2001, IEDM Technical Digest, 2/12/2001, p.215-218Publication CMOS integration results for the 90nm technology node
Journal article2003, Semiconductor Fabtech, 18, p.129-132Publication CMOS scaling beyond the 90 nm CMOS technology node: shallow junction and integration challenges
Proceedings paper2003, Ultra Shallow Junctions. 7th Int. Worksh. Fabrication, Characterization and Modeling of Ultra Shallow Doping Profiles in Semic., 27/04/2003, p.15-22Publication Gate dielectrics for high performance and low power CMOS SoC applications
;Cubaynes, Florence ;Dachs, Charles ;Detcheverry, Celine ;Zegers, A.Venezia, VincentProceedings paper2002, ESSDERC - 32nd European Solid-State Device Research Conference, 24/09/2002, p.427-430Publication Laser annealing for ultra-shallow junction formation in advanced CMOS
Proceedings paper2002, Rapid Thermal And Other Short-Time Processing Technologies III, 12/05/2002, p.413-426Publication Pre-amorphization and co-implantation suitability for advanced PMOS devices integration
;Surdeanu, Radu; ;Lindsay, Richard; ; Dachs, CharlesProceedings paper2003, Extended Abstracts of the 2003 International Conference on Solid State Device and Materials, 16/09/2003, p.740-741Publication RPN oxynitride gate dielectrics for 90nm low power CMOS applications
Proceedings paper2002, ESSDERC - 32nd European Solid-State Device Research Conference, 24/09/2002, p.159-162Publication Shallow junctions for sub-100 nm CMOS technology
;Meyssen, Veerle ;Stolk, Peter ;van Zijl, Jeroen ;van Berkum, Jurgenvan de Wijgert, WillemProceedings paper2001, Si Front-End Processing - Physics and Technology of Dopant-Defect Interactions III, 17/04/2001, p.J.3.5.1-J3.5.6Publication Triple junctions for reduced impact of offset spacer variation on CMOS device parameters
Proceedings paper2004-09, Proceedings of the 34th European Solid-State Device Research Conference - ESSDERC, 21/09/2004, p.145-148Publication Ultra-thin oxynitride gate dielectrics by pulsed-RF DPN for 65 nm general purpose CMOS applications
Proceedings paper2003, 33rd European Solid-State Devices Research Conference - ESSDERC, 16/09/2003Publication Ultrashallow junctions for advanced CMOS technology
;Stolk, Peter ;Meyssen, Veerle ;Lindsay, Richard ;Dachs, Charles ;Mannino, GiovanniCowern, NickProceedings paper2001, Proceedings SEMI Front End Technology Conference, 24/04/2001