Browsing by author "Thiam, Arame"
Now showing items 1-20 of 31
-
All-electrical control of scaled spin logic devices based on domain wall motion
Raymenants, Eline; Wan, Danny; Couet, Sebastien; Souriau, Laurent; Thiam, Arame; Tsvetanova, Diana; Canvel, Yann; Asselberghs, Inge; Heyns, Marc; Nikonov, D. E.; Young, I. A.; Pizzini, S.; Nguyen, Van Dai; Radu, Iuliana (2020) -
All-Electrical Control of Scaled Spin Logic Devices Based on Domain Wall Motion
Raymenants, Eline; Wan, Danny; Couet, Sebastien; Souriau, Laurent; Thiam, Arame; Tsvetanova, Diana; Canvel, Yann; Garello, Kevin; Kar, Gouri Sankar; Heyns, Marc; Asselberghs, Inge; Nikonov, Dmitri E.; Young, Ian A.; Pizzini, Stefania; Radu, Iuliana; Nguyen, Van Dai (2021) -
BEOL compatible WS2 transistors fully fabricated in a 300 mm pilot line
Schram, Tom; Smets, Quentin; Heyne, Markus; Groven, Benjamin; Kunnen, Eddy; Thiam, Arame; Devriendt, Katia; Delabie, Annelies; Lin, Dennis; Chiappe, Daniele; Asselberghs, Inge; Lux, Marcel; Brus, Stephan; Huyghebaert, Cedric; Sayan, Safak; Juncker, Aurélie; Caymax, Matty; Radu, Iuliana (2017) -
CMOS integration of high-k/metal gate transistors in diffusion and gate replacement (D&GR) scheme for dynamic random access memory peripheral circuits
Dentoni Litta, Eugenio; Ritzenthaler, Romain; Schram, Tom; Spessot, Alessio; O'Sullivan, Barry; Machkaoutsan, Vladimir; Fazan, Pierre; Ji, Yunhyuck; Mannaert, Geert; Lorant, Christophe; Sebaai, Farid; Thiam, Arame; Ercken, Monique; Demuynck, Steven; Horiguchi, Naoto (2018) -
CMOS integration of thermally stable diffusion and gate replacement (D&GR) high-k/metal gate stacks in DRAM periphery transistors
Dentoni Litta, Eugenio; Ritzenthaler, Romain; Schram, Tom; Spessot, Alessio; O'Sullivan, Barry; Ji, Yunhyuck; Mannaert, Geert; Lorant, Christophe; Sebaai, Farid; Thiam, Arame; Ercken, Monique; Demuynck, Steven; Horiguchi, Naoto (2017) -
Exploring resist options for EUV layers of IMEC N5 CMOS vehicle
Thiam, Arame; Paolillo, Sara; Lazzarino, Frederic; Ercken, Monique; Wong, Patrick; Charley, Anne-Laure (2019) -
Fabrication and room temperature characterization of trilayer junctions for the development of 300 mm compatible superconducting qubits
Wan, Danny; Couet, Sebastien; Piao, Xiaoyu; Souriau, Laurent; Tsvetanova, Diana; Vangoidsenhoven, Diziana; Thiam, Arame; Pacco, Antoine; Potocnik, Anton; Mongillo, Massimo; Ivanov, Tsvetan; Jussot, Julien; Verjauw, Jeroen; Acharya, Rohith; Heijlen, Jeroen; Donadio, Gabriele Luca; Govoreanu, Bogdan; Lazzarino, Frederic; Radu, Iuliana (2020) -
Fabrication and room temperature characterization of trilayer junctions for the development of superconducting qubits on 300 mm wafers
Wan, Danny; Couet, Sebastien; Piao, Xiaoyu; Souriau, Laurent; Canvel, Yann; Tsvetanova, Diana; Vangoidsenhoven, Diziana; Thiam, Arame; Pacco, Antoine; Potocnik, Anton; Mongillo, Massimo; Ivanov, Tsvetan; Jussot, Julien; Verjauw, Jeroen; Acharya, Rohith; Lazzarino, Frederic; Govoreanu, Bogdan; Radu, Iuliana (2021) -
Fabrication of magnetic tunnel junctions connected through a continuous free layer to enable spin logic devices
Wan, Danny; Manfrini, Mauricio; Vaysset, Adrien; Souriau, Laurent; Wouters, Lennaert; Thiam, Arame; Raymenants, Eline; Sayan, Safak; Jussot, Julien; Swerts, Johan; Couet, Sebastien; Rassoul, Nouredine; Babaei Gavan, Khashayar; Paredis, Kristof; Huyghebaert, Cedric; Ercken, Monique; Wilson, Chris; Mocuta, Dan; Radu, Iuliana (2018) -
Fabrication of superconducting resonators in a 300 mm pilot line for quantum technologies
Wan, Danny; Swerts, Johan; Souriau, Laurent; Burnett, Jonathan; Piao, Xiaoyu; Mongillo, Massimo; Verjauw, Jeroen; Potocnik, Anton; Thiam, Arame; Jussot, Julien; Vangoidsenhoven, Diziana; Pacco, Antoine; Kudra, Marina; Niepce, David; Ivanov, Tsvetan; Boccardi, Guillaume; Mocuta, Dan; Bylander, Jonas; Radu, Iuliana (2019) -
First demonstration of Two Metal Level Semi-damascene Interconnects with Fully Self-aligned Vias at 18MP
Murdoch, Gayle; O'Toole, Martin; Marti, Giulio; Pokhrel, Ankit; Tsvetanova, Diana; Decoster, Stefan; Kundu, Souvik; Oniki, Yusuke; Thiam, Arame; Le, Quoc Toan; Varela Pedreira, Olalla; Lesniewska, Alicja; Martinez Alanis, Gerardo Tadeo; Park, Seongho; Tokei, Zsolt (2022-06-15) -
High yield and process uniformity for 300 mm integrated WS2 FETs
Schram, Tom; Smets, Quentin; Radisic, Dunja; Groven, Benjamin; Thiam, Arame; Li, Waikin; Dupuy, Emmanuel; Vandersmissen, Kevin; Maurice, Thibaut; Asselberghs, Inge; Radu, Iuliana (2021) -
Integration challenges of spin torque majority gatelogic
Wilson, Chris; Manfrini, Mauricio; Thiam, Arame; Souriau, Laurent; Babaei Gavan, Khashayar; Rassoul, Nouredine; Radisic, Dunja; Vaysset, Adrien; Trivkovic, Darko; Ercken, Monique; Swerts, Johan; Briggs, Basoene; Sayan, Safak; Radu, Iuliana; Mocuta, Dan (2016) -
Integration of interconnected magnetic tunnel junctions for spin torque majority gates
Wan, Danny; Manfrini, Mauricio; Souriau, Laurent; Sayan, Safak; Jussot, Julien; Swerts, Johan; Rassoul, Nouredine; Babaei Gavan, Khashayar; Wouters, Lennaert; Paredis, Kristof; Huyghebaert, Cedric; Vaysset, Adrien; Thiam, Arame; Ercken, Monique; Wilson, Chris; Mocuta, Dan; Radu, Iuliana (2017) -
Investigation of Microwave Loss Induced by Oxide Regrowth in High-Q Niobium Resonators
Verjauw, Jeroen; Potocnik, Anton; Mongillo, Massimo; Acharya, Rohith; Mohiyaddin, Fahd Ayyalil; Simion, George; Pacco, Antoine; Ivanov, Tsvetan; Wan, Danny; Vanleenhove, Anja; Souriau, Laurent; Jussot, Julien; Thiam, Arame; Swerts, Johan; Piao, Xiaoyu; Couet, Sebastien; Heyns, Marc; Govoreanu, Bogdan; Radu, Iuliana (2021) -
Logic via printability enhancement using restricted via placement and exhaustive SRAF placement on a staggered grid
Woltgens, Pieter; Colina, Alberto; Rio, David; Delorme, Max; Kovalevich, Tatiana; Thiam, Arame; Van Roey, Frieda; Zografos, Odysseas (2022-05-26) -
Low-loss, low-temperature PVD SiN waveguides
Golshani, Negin; Witters, Thomas; McGurk, John; De Heyn, Peter; De Coster, Jeroen; Milenin, Alexey; Thiam, Arame; Mingardi, Andrea; Verheyen, Peter; Pantouvaki, Marianna; Van Campenhout, Joris (2021) -
Magnetic domain walls: from physics to devices
Raymenants, Eline; Wan, Danny; Couet, Sebastien; Canvel, Yann; Thiam, Arame; Tsvetanova, Diana; Souriau, Laurent; Asselberghs, Inge; Carpenter, Robert; Jossart, Nico; Manfrini, Mauricio; Vaysset, A.; Bultynck, Olivier; Van Beek, Simon; Heyns, Marc; Nikonov, D. E.; Young, I. A.; Ghosh, S.; Vila, L.; Garello, K.; Pizzini, S.; Nguyen, Van Dai; Radu, Iuliana (2021) -
Nanoscale domain wall devices with magnetic tunnel junction read and write
Wan, D.; Devolder, T.; Nikonov, D. E.; Young, I. A.; Raymenants, Eline; Bultynck, Olivier; Garello, Kevin; Souriau, Laurent; Thiam, Arame; Tsvetanova, Diana; Canvel, Yann; Heyns, Marc; Soree, Bart; Asselberghs, Inge; Radu, Iuliana; Couet, Sebastien; Nguyen, Van Dai (2021) -
Patterning challenges for beyond 3nm logic devices: Example of an interconnected magnetic tunnel junction
Thiam, Arame; Wan, Danny; Souriau, Laurent; Babaei Gavan, Khashayar; Rassoul, Nouredine; Swerts, Johan; Couet, Sebastien; Raymenants, Eline; Jussot, Julien; Trivkovic, Darko; Ercken, Monique; Wilson, Chris; Radu, Iuliana (2019)