Browsing by Author "Kauerauf, Thomas"
- Results Per Page
- Sort Options
Publication 6Å EOT Si0.45Ge0.55 pMOSFET with optimized reliability (VDD=1V): Meeting the NBTI lifetime target at ultra-thin EOT
Proceedings paper2010, IEEE International Electron Devices Meeting - IEDM, 6/12/2010, p.70-73Publication A comprehensive reliability investigation of the voltage-, temperature- and device geometry-dependence of the gate degradation on state-of-the-art GaN-on-Si HEMTs
Proceedings paper2010-12, IEEE International Electron Device Meeting - IEDM, 6/12/2010, p.472-472Publication A comprehensive study of channel hot-carrier degradation in short channel MOSFETs with high-k dielectrics
;Amat, Esteve ;Kauerauf, Thomas ;Rodríguez, Rosana ;Nafría, MontseAymerich, XavierJournal article2013, Microelectronic Engineering, 103, p.144-149Publication A low-power HKMG CMOS platform compatible with DRAM node 2x and beyond
Journal article2014, IEEE Transactions on Electron Devices, (61) 8, p.2935-2943Publication A new TDDB reliability prediction methodology accounting for multiple SBD and wear out
Journal article2009, IEEE Transactions on Electron Devices, (56) 7, p.1424-1432Publication A novel methodology for sensing the breakdown location and its application to the reliability study of ultra-thin Hf-silicate gate dielectrics
Journal article2005-08, IEEE Trans. Electron Devices, (52) 8, p.1759-1765Publication Abrupt breakdown in dielectric/metal gate stacks: a potential reliability limitation?
Journal article2005, IEEE Electron Device Letters, (26) 10, p.773-775Publication Achievements and challenges for the electrical performance of MOSFETs with high-k gate dielectrics
Proceedings paper2004, Proceedings of the IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits, 5/07/2004, p.147-155Publication Achieving low VT Ni-FUSI CMOS via lanthanide incorporation in the gate stack
Proceedings paper2007-09, Proceedings of the 37th European Solid-State Device Research Conference - ESSDERC, 11/09/2007Publication Achieving low-VT Ni-FUSI CMOS via Lanthanide incorporation in the gate stack
Journal article2008, Solid-State Electronics, (52) 9, p.1303-1311Publication Addressing key concerns for implementation of Ni FUSI into manufacturing for 45/32 nm CMOS
Proceedings paper2007, Symposium on VLSI. Technology Digest of Technical Papers, 14/06/2007, p.158-159Publication Advanced PBTI reliability with 0.69nm EOT GdHfO gate dielectric
Journal article2011, Solid-State Electronics, (63) 1, p.5-7Publication As-grown donor-like traps in low-k dielectrics and their impact on intrinsic TDDB reliability
Journal article2014, Microelectronics Reliability, (54) 9_10, p.1675-1679Publication Bias-temperature instability of Si and Si(Ge)-channel sub-1nm EOT p-MOS devices: challenges and solutions
Proceedings paper2013, 20th IEEE International Symposium on the Physicsal and Failure Analysis of Integrated Circuits - IPFA, 15/07/2013, p.41-50Publication BTI reliability of advanced gate stacks for beyond silicon devices: challenges and opportunities
Proceedings paper2014-12, International Electron Device Meeting - IEDM, 15/12/2014, p.828-831Publication Channel hot carrier degradation mechanism in long/short channel n-FinFETs
Journal article2013, IEEE Transactions on Electron Devices, (60) 12, p.4002-4007Publication Channel hot-carrier degradation in pMOS and nMOS short channel transistors with high-k dielectric stack
Journal article2010, Microelectronic Engineering, (87) 1, p.47-50Publication Channel hot-Carrier degradation in short channel devices with high-k/metal gate stacks
Proceedings paper2009, 7a Congreso de Dispositivos Electrónicos - 7th Spanish Conference on Electron Devices, 11/02/2009Publication Channel hot-carrier degradation in short-channel transistors with high-k/metal gate stacks
Journal article2009, IEEE Transactions on Device and Materials Reliability, (9) 3, p.425-430Publication Channel hot-carrier degradation under static stress in short channel transistors with high-k/metal gate stacks
Proceedings paper2008, 9th International Conference on ULtimate Integration on Silicon - ULIS, 12/03/2008, p.103-106